Sciweavers

191 search results - page 38 / 39
» On-Chip Communication Architecture for OC-768 Network Proces...
Sort
View
TOCS
2008
131views more  TOCS 2008»
13 years 8 months ago
A generic component model for building systems software
Component-based software structuring principles are now commonly and successfully applied at the application level; but componentisation is far less established when it comes to b...
Geoff Coulson, Gordon S. Blair, Paul Grace, Fran&c...
ISLPED
2005
ACM
93views Hardware» more  ISLPED 2005»
14 years 2 months ago
Power-aware code scheduling for clusters of active disks
In this paper, we take the idea of application-level processing on disks to one level further, and focus on an architecture, called Cluster of Active Disks (CAD), where the storag...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
TECS
2008
122views more  TECS 2008»
13 years 8 months ago
Quantitative analysis of the speed/accuracy trade-off in transaction level modeling
tion. Transaction Level Modeling (TLM) has been proposed to abstract communication for highspeed system simulation and rapid design space exploration. Although being widely accepte...
Gunar Schirner, Rainer Dömer
ATAL
2005
Springer
14 years 2 months ago
A scalable approach to multi-agent resource acquisition and control
Scalable coordination is a key challenge in deployment of multiagent systems. Resource usage is one part of agent behavior which naturally lends itself to abstraction. CyberOrgs i...
Nadeem Jamali, Xinghui Zhao
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
13 years 8 months ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek