Sciweavers

496 search results - page 1 / 100
» On-Chip Stochastic Communication
Sort
View
ISVLSI
2003
IEEE
118views VLSI» more  ISVLSI 2003»
14 years 1 months ago
Networks-On-Chip: The Quest for On-Chip Fault-Tolerant Communication
In this paper, we discuss the possibility of achieving onchip fault-tolerant communication based on a new communication paradigm called stochastic communication. Specifically, for...
Radu Marculescu
DATE
2003
IEEE
83views Hardware» more  DATE 2003»
14 years 1 months ago
On-Chip Stochastic Communication
Tudor Dumitras, Radu Marculescu
DSD
2006
IEEE
120views Hardware» more  DSD 2006»
14 years 2 months ago
Adaptive Power Management for the On-Chip Communication Network
— An on-chip communication network is most power efficient when it operates just below the saturation point. For any given traffic load the network can be operated in this regi...
Guang Liang, Axel Jantsch
DAC
2001
ACM
14 years 9 months ago
On-Chip Communication Architecture for OC-768 Network Processors
Faraydon Karim, Anh Nguyen, Sujit Dey, Ramesh R. R...
TVLSI
2008
164views more  TVLSI 2008»
13 years 8 months ago
Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication
The on-chip communication architecture is a major determinant of overall performance in complex System-on-Chip (SoC) designs. Since the communication requirements of SoC components...
Krishna Sekar, Kanishka Lahiri, Anand Raghunathan,...