Sciweavers

411 search results - page 71 / 83
» On-line Network Synthesis
Sort
View
ESAS
2004
Springer
14 years 1 months ago
Secure AES Hardware Module for Resource Constrained Devices
Abstract. Low power consumption, low gate count, and high throughput are standard design criteria for cryptographic coprocessors designated for resource constrained devices such as...
Elena Trichina, Tymur Korkishko
CODES
2003
IEEE
14 years 29 days ago
A codesigned on-chip logic minimizer
Boolean logic minimization is traditionally used in logic synthesis tools running on powerful desktop computers. However, logic minimization has recently been proposed for dynamic...
Roman L. Lysecky, Frank Vahid
MM
2003
ACM
168views Multimedia» more  MM 2003»
14 years 27 days ago
Interacting with audio streams for entertainment and communication
We present a new model of interactive audio for entertainment and communication. A new device called the DJammer and its associated technologies are described. The DJammer introdu...
Mat C. Hans, Mark T. Smith
DATE
2010
IEEE
146views Hardware» more  DATE 2010»
14 years 23 days ago
Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study
—In this paper, we examine the design process of a Network on-Chip (NoC) for a high-end commercial System onChip (SoC) application. We present several design choices and focus on...
Rudy Beraha, Isask'har Walter, Israel Cidon, Avino...
DATE
2010
IEEE
130views Hardware» more  DATE 2010»
13 years 11 months ago
Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller
Abstract—Supporting Distributed Shared Memory (DSM) is essential for multi-core Network-on-Chips for the sake of reusing huge amount of legacy code and easy programmability. We p...
Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming C...