Sciweavers

69 search results - page 9 / 14
» Operation and data mapping for CGRAs with multi-bank memory
Sort
View
VMV
2000
175views Visualization» more  VMV 2000»
13 years 9 months ago
Accelerating Morphological Analysis with Graphics Hardware
Direct volume rendering is a common means of visualizing three-dimensional data nowadays. It is, however, still a very time consuming process to create informative and visual appe...
Matthias Hopf, Thomas Ertl
ISNN
2005
Springer
14 years 1 months ago
A SIMD Neural Network Processor for Image Processing
Abstract. Artificial Neural Networks (ANNs) and image processing requires massively parallel computation of simple operator accompanied by heavy memory access. Thus, this type of ...
Dongsun Kim, Hyunsik Kim, Hongsik Kim, Gunhee Han,...
MICRO
2010
IEEE
156views Hardware» more  MICRO 2010»
13 years 6 months ago
Explicit Communication and Synchronization in SARC
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...
Manolis Katevenis, Vassilis Papaefstathiou, Stamat...
ICASSP
2010
IEEE
13 years 8 months ago
Buffer management for multi-application image processing on multi-core platforms: Analysis and case study
Due to the limited amounts of on-chip memory, large volumes of data, and performance and power consumption overhead associated with interprocessor communication, efficient managem...
Dong-Ik Ko, Nara Won, Shuvra S. Bhattacharyya
EGH
2004
Springer
14 years 1 months ago
Squeeze: numerical-precision-optimized volume rendering
This paper discusses how to squeeze volume rendering into as few bits per operation as possible while still retaining excellent image quality. For each of the typical volume rende...
Ingmar Bitter, Neophytos Neophytou, Klaus Mueller,...