Sciweavers

402 search results - page 17 / 81
» Optimal clock synchronization in networks
Sort
View
ISLPED
2003
ACM
85views Hardware» more  ISLPED 2003»
14 years 27 days ago
Energy recovery clocking scheme and flip-flops for ultra low-energy applications
A significant fraction of the total power in highly synchronous systems is dissipated over clock networks. Hence, low-power clocking schemes would be promising approaches for futu...
Matthew Cooke, Hamid Mahmoodi-Meimand, Kaushik Roy
CSREAESA
2004
13 years 9 months ago
A Distributed FIFO Scheme for System on Chip Inter-Component Communication
Interconnect delays are increasingly becoming the dominant source of performance degradation in the nano-meter regime, largely because the wires do not scale as fast as the device...
Ray Robert Rydberg III, Jabulani Nyathi, Jos&eacut...
SIGMETRICS
1998
ACM
127views Hardware» more  SIGMETRICS 1998»
13 years 7 months ago
On Calibrating Measurements of Packet Transit Times
We discuss the problem of detecting errors in measurements of the total delay experienced by packets transmitted through a wide-area network. We assume that we have measurements o...
Vern Paxson
INFOCOM
2009
IEEE
14 years 2 months ago
Optimal Anycast Technique for Delay-Sensitive Energy-Constrained Asynchronous Sensor Networks
Abstract—In wireless sensor networks, asynchronous sleepwake scheduling protocols can significantly reduce energy consumption without incurring the communication overhead for cl...
Joohwan Kim, Xiaojun Lin, Ness B. Shroff
GECCO
2005
Springer
152views Optimization» more  GECCO 2005»
14 years 1 months ago
Multi-level genetic algorithm (MLGA) for the construction of clock binary tree
The clock signal and clock skew become more and more important for the circuit performance. Since there are salient shortcomings in the conventional topology construction algorith...
Guofang Nan, Minqiang Li, Jisong Kou