Sciweavers

402 search results - page 41 / 81
» Optimal clock synchronization in networks
Sort
View
ICNP
2009
IEEE
14 years 2 months ago
ESC: Energy Synchronized Communication in Sustainable Sensor Networks
—With advances in energy harvesting techniques, it is now feasible to build sustainable sensor networks (SSN) to support long-term applications. Unlike battery-powered sensor net...
Yu Gu, Ting Zhu, Tian He
TCAD
2010
124views more  TCAD 2010»
13 years 2 months ago
A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms
Abstract--This paper presents a GALS-compatible circuitswitched on-chip network that is well suited for use in many-core platforms targeting streaming DSP and embedded applications...
Anh Thien Tran, Dean Nguyen Truong, Bevan M. Baas
ICCAD
1999
IEEE
97views Hardware» more  ICCAD 1999»
14 years 1 days ago
A methodology for correct-by-construction latency insensitive design
In Deep Sub-Micron (DSM) designs, performance will depend critically on the latency of long wires. We propose a new synthesis methodology for synchronous systems that makes the de...
Luca P. Carloni, Kenneth L. McMillan, Alexander Sa...
KES
2005
Springer
14 years 1 months ago
Recognizing and Simulating Sketched Logic Circuits
This paper presents a system for recognizing sketched logic circuits in real-time and graphically simulating them afterwords. It has been developed for use in university and school...
Marcus Liwicki, Lars Knipping
INFOCOM
2005
IEEE
14 years 1 months ago
Power control for OSNR optimization in optical networks: a distributed algorithm via a central cost approach
— This paper addresses the problem of optical signal-to-noise ratio (OSNR) optimization in optical networks. An analytical OSNR network model is developed for a general multi-lin...
L. Pavel