Sciweavers

378 search results - page 23 / 76
» Optimal integrated code generation for VLIW architectures
Sort
View
IEEEPACT
2002
IEEE
14 years 1 months ago
Effective Compilation Support for Variable Instruction Set Architecture
Traditional compilers perform their code generation tasks based on a fixed, pre-determined instruction set. This paper describes the implementation of a compiler that determines ...
Jack Liu, Timothy Kong, Fred C. Chow
DAC
1997
ACM
14 years 18 days ago
Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures
—Many application-specific architectures provide indirect addressing modes with auto-increment/decrement arithmetic. Since these architectures generally do not feature an indexe...
Ashok Sudarsanam, Stan Y. Liao, Srinivas Devadas
LCPC
1999
Springer
14 years 20 days ago
Compiling for Speculative Architectures
The traditional target machine of a parallelizing compiler can execute code sections either serially or in parallel. In contrast, targeting the generated code to a speculative para...
Seon Wook Kim, Rudolf Eigenmann
ASPDAC
2007
ACM
115views Hardware» more  ASPDAC 2007»
14 years 13 days ago
Model-based Programming Environment of Embedded Software for MPSoC
- A noble model-based programming environment of embedded software for MPSoC is proposed. By defining a common intermediate code (CIC), it separates modeling of the software and im...
Soonhoi Ha
DSD
2006
IEEE
110views Hardware» more  DSD 2006»
14 years 2 months ago
A Graph Based Algorithm for Data Path Optimization in Custom Processors
The rising complexity, customization and short time to market of modern digital systems requires automatic methods for generation of high performance architectures for such system...
Jelena Trajkovic, Mehrdad Reshadi, Bita Gorjiara, ...