Sciweavers

146 search results - page 21 / 30
» Optimizing Performance of Automatic Training Phase for Appli...
Sort
View
CODES
2005
IEEE
14 years 2 months ago
SOMA: a tool for synthesizing and optimizing memory accesses in ASICs
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
Girish Venkataramani, Tiberiu Chelcea, Seth Copen ...
ACMMSP
2005
ACM
106views Hardware» more  ACMMSP 2005»
14 years 2 months ago
Impact of modern memory subsystems on cache optimizations for stencil computations
In this work we investigate the impact of evolving memory system features, such as large on-chip caches, automatic prefetch, and the growing distance to main memory on 3D stencil ...
Shoaib Kamil, Parry Husbands, Leonid Oliker, John ...
BMCBI
2011
13 years 4 months ago
NClassG+: A classifier for non-classically secreted Gram-positive bacterial proteins
Background: Most predictive methods currently available for the identification of protein secretion mechanisms have focused on classically secreted proteins. In fact, only two met...
Daniel Restrepo-Montoya, Camilo Pino, Luis F. Ni&n...
ICA3PP
2010
Springer
14 years 1 months ago
InterCloud: Utility-Oriented Federation of Cloud Computing Environments for Scaling of Application Services
Abstract. Cloud computing providers have setup several data centers at different geographical locations over the Internet in order to optimally serve needs of their customers aroun...
Rajkumar Buyya, Rajiv Ranjan, Rodrigo N. Calheiros
ISCC
2006
IEEE
154views Communications» more  ISCC 2006»
14 years 3 months ago
Decentralized Load Balancing for Highly Irregular Search Problems
In this paper, we present a Dynamic Load Balancing (DLB) policy for problems characterized by a highly irregular search tree, whereby no reliable workload prediction is available....
Giuseppe Di Fatta, Michael R. Berthold