Sciweavers

2048 search results - page 385 / 410
» Optimizing pipelines for power and performance
Sort
View
ISPASS
2007
IEEE
14 years 2 months ago
An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures
Semiconductor transient faults (i.e. soft errors) have become an increasingly important threat to microprocessor reliability. Simultaneous multithreaded (SMT) architectures exploi...
Wangyuan Zhang, Xin Fu, Tao Li, José A. B. ...
UBIMOB
2009
ACM
225views Management» more  UBIMOB 2009»
14 years 13 days ago
Historical data storage for large scale sensor networks
Wireless sensor networks are rapidly finding their way through a plethora of new applications like precision farming and forestry, with increasing network scale, system complexit...
Loïc Petit, Abdelhamid Nafaa, Raja Jurdak
HIPC
1999
Springer
14 years 2 days ago
Microcaches
We describe a radically new cache architecture and demonstrate that it offers a huge reduction in cache cost, size and power consumption whilst maintaining performance on a wide ra...
David May, Dan Page, James Irwin, Henk L. Muller
DAC
2010
ACM
13 years 11 months ago
Processor virtualization and split compilation for heterogeneous multicore embedded systems
Complex embedded systems have always been heterogeneous multicore systems. Because of the tight constraints on power, performance and cost, this situation is not likely to change a...
Albert Cohen, Erven Rohou
MOBICOM
2010
ACM
13 years 8 months ago
Intentional networking: opportunistic exploitation of mobile network diversity
Mobile devices face a diverse and dynamic set of networking options. Using those options to the fullest requires knowledge of application intent. This paper describes Intentional ...
Brett D. Higgins, Azarias Reda, Timur Alperovich, ...