Sciweavers

954 search results - page 9 / 191
» Optimizing power and performance for reliable on-chip networ...
Sort
View
INTEGRATION
2008
183views more  INTEGRATION 2008»
13 years 7 months ago
Network-on-Chip design and synthesis outlook
With the growing complexity in consumer embedded products, new tendencies forecast heterogeneous Multi-Processor SystemsOn-Chip (MPSoCs) consisting of complex integrated component...
David Atienza, Federico Angiolini, Srinivasan Mura...
DAC
2007
ACM
14 years 8 months ago
Optimal Selection of Voltage Regulator Modules in a Power Delivery Network
High efficiency low voltage DC-DC conversion is a key enabler to the design of power-efficient integrated circuits. Typically a star configuration of the DC-DC converters, where o...
Behnam Amelifard, Massoud Pedram
INFOCOM
2003
IEEE
14 years 1 months ago
An Analytical Study of a Tradeoff Between Transmission Power and FEC for TCP Optimization in Wireless Networks
- It is well known that TCP has performance problems when wireless links are involved in the end-to-end connection. This is due to the high bit error rate characterizing wireless l...
Laura Galluccio, Giacomo Morabito, Sergio Palazzo
ASPDAC
2009
ACM
141views Hardware» more  ASPDAC 2009»
13 years 11 months ago
Adaptive inter-router links for low-power, area-efficient and reliable Network-on-Chip (NoC) architectures
Abstract-- The increasing wire delay constraints in deep submicron VLSI designs have led to the emergence of scalable and modular Network-on-Chip (NoC) architectures. As the power ...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri...