Sciweavers

867 search results - page 147 / 174
» Optimizing synthesis with metasketches
Sort
View
CAD
2005
Springer
13 years 10 months ago
Parameterization and parametric design of mannequins
This paper presents a novel feature based parameterization approach of human bodies from the unorganized cloud points and the parametric design method for generating new models ba...
Charlie C. L. Wang
DAC
2009
ACM
14 years 11 months ago
A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion
As VLSI technology enters the nanoscale regime, interconnect delay has become the bottleneck of the circuit timing. As one of the most powerful techniques for interconnect optimiz...
Shiyan Hu, Zhuo Li, Charles J. Alpert
TACAS
2005
Springer
108views Algorithms» more  TACAS 2005»
14 years 4 months ago
On Some Transformation Invariants Under Retiming and Resynthesis
Transformations using retiming and resynthesis operations are the most important and practical (if not the only) techniques used in optimizing synchronous hardware systems. Althoug...
Jie-Hong Roland Jiang
ISPD
1998
ACM
89views Hardware» more  ISPD 1998»
14 years 2 months ago
Filling and slotting: analysis and algorithms
In very deep-submicron VLSI, certain manufacturing steps – notably optical exposure, resist development and etch, chemical vapor deposition and chemical-mechanical polishing (CM...
Andrew B. Kahng, Gabriel Robins, Anish Singh, Huij...
ASPDAC
2007
ACM
98views Hardware» more  ASPDAC 2007»
14 years 2 months ago
Node Mergers in the Presence of Don't Cares
Abstract-- SAT sweeping is the process of merging two or more functionally equivalent nodes in a circuit by selecting one of them to represent all the other equivalent nodes. This ...
Stephen Plaza, Kai-Hui Chang, Igor L. Markov, Vale...