Sciweavers

51 search results - page 9 / 11
» Overscaling-friendly timing speculation architectures
Sort
View
EUROMICRO
1998
IEEE
13 years 11 months ago
The Latency Hiding Effectiveness of Decoupled Access/Execute Processors
Several studies have demonstrated that out-of-order execution processors may not be the most adequate organization for wide issue processors due to the increasing penalties that w...
Joan-Manuel Parcerisa, Antonio González
DATE
2008
IEEE
156views Hardware» more  DATE 2008»
14 years 2 months ago
Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications
Embedded systems are becoming increasingly complex. Besides the additional processing capabilities, they are characterized by high diversity of computational models coexisting in ...
Antonio Carlos Schneider Beck, Mateus B. Rutzig, G...
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
14 years 13 days ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
DAC
2012
ACM
11 years 10 months ago
Run-time power-down strategies for real-time SDRAM memory controllers
Powering down SDRAMs at run-time reduces memory energy consumption significantly, but often at the cost of performance. If employed speculatively with real-time memory controller...
Karthik Chandrasekar 0001, Benny Akesson, Kees Goo...
BTLAB
1997
Springer
13 years 11 months ago
A Real-Life Experiment in Creating an Agent Marketplace
Software agents help people with time consuming activities. One increasingly popular application for software agents is electronic commerce, namely having agents buy and sell good...
Anthony Chavez, Daniel Dreilinger, Robert H. Guttm...