Sciweavers

623 search results - page 16 / 125
» Packet Routing in Dynamically Changing Networks on Chip
Sort
View
MICRO
2008
IEEE
131views Hardware» more  MICRO 2008»
14 years 3 months ago
Token flow control
As companies move towards many-core chips, an efficient onchip communication fabric to connect these cores assumes critical importance. To address limitations to wire delay scala...
Amit Kumar 0002, Li-Shiuan Peh, Niraj K. Jha
TC
2008
13 years 8 months ago
Adaptive Channel Buffers in On-Chip Interconnection Networks - A Power and Performance Analysis
On-chip interconnection networks (OCINs) have emerged as a modular and scalable solution for wire delay constraints in deep submicron VLSI design. OCIN research has shown that the ...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri
CORR
2010
Springer
189views Education» more  CORR 2010»
13 years 8 months ago
ACRR: Ad Hoc On-Demand Distance Vector Routing with Controlled Route Requests
Reactive routing protocols like Ad-hoc On-Demand Distance Vector Routing (AODV) and Dynamic Source Routing in Ad-Hoc Wireless Networks (DSR) which are used in Mobile and Ad-hoc Ne...
Jayesh Kataria, P. S. Dhekne, Sugata Sanyal
ICNS
2007
IEEE
14 years 3 months ago
Ant Routing in Mobile Ad Hoc Networks
We study the performance of ant routing for static and dynamic network topologies. We also compare the performance of ant routing with AODV and DSR for ad hoc networks. The simula...
S. S. Dhillon, X. Arbona, Piet Van Mieghem
DFT
2009
IEEE
154views VLSI» more  DFT 2009»
14 years 3 months ago
Dual-Layer Cooperative Error Control for Reliable Nanoscale Networks-on-Chip
We propose a framework that allows dual-layer cooperative error control in a nanoscale network-on-chip (NoC), to simultaneously improve reliability, performance and energy efficie...
Qiaoyan Yu, Paul Ampadu