Sciweavers

292 search results - page 44 / 59
» Parallel Genetic Algorithms on Programmable Graphics Hardwar...
Sort
View
TOG
2012
230views Communications» more  TOG 2012»
11 years 10 months ago
Decoupling algorithms from schedules for easy optimization of image processing pipelines
Using existing programming tools, writing high-performance image processing code requires sacrificing readability, portability, and modularity. We argue that this is a consequenc...
Jonathan Ragan-Kelley, Andrew Adams, Sylvain Paris...
DATE
2010
IEEE
156views Hardware» more  DATE 2010»
14 years 22 days ago
Domain specific architecture for next generation wireless communication
—In order to solve the challenges in processor design for the next generation wireless communication systems, this paper first proposes a system level design flow for communicati...
Botao Zhang, Hengzhu Liu, Heng Zhao, Fangzheng Mo,...
ICCS
2004
Springer
14 years 1 months ago
Visualization of Very Large Oceanography Time-Varying Volume Datasets
This paper presents two visualization techniques suitable for huge oceanography time-varying volume datasets on high-performance graphics workstations. We first propose an off-lin...
Sanghun Park, Chandrajit L. Bajaj, Insung Ihm
ARC
2008
Springer
115views Hardware» more  ARC 2008»
13 years 9 months ago
A High Throughput FPGA-based Floating Point Conjugate Gradient Implementation
As Field Programmable Gate Arrays (FPGAs) have reached capacities beyond millions of equivalent gates, it becomes possible to accelerate floating-point scientific computing applica...
Antonio Roldao Lopes, George A. Constantinides
JUCS
2007
208views more  JUCS 2007»
13 years 7 months ago
The Architecture and Circuital Implementation Scheme of a New Cell Neural Network for Analog Signal Processing
: It is a difficult problem that using cellular neural network to make up of analog signal processing circuit. This paper presented the architecture of new cellular neural network ...
Youren Wang, Zhiqiang Zhang, Jiang Cui