Sciweavers

833 search results - page 92 / 167
» Parallel Processing Architectures for Reconfigurable Systems
Sort
View
ISCA
2010
IEEE
232views Hardware» more  ISCA 2010»
13 years 7 months ago
Evolution of thread-level parallelism in desktop applications
As the effective limits of frequency and instruction level parallelism have been reached, the strategy of microprocessor vendors has changed to increase the number of processing ...
Geoffrey Blake, Ronald G. Dreslinski, Trevor N. Mu...
ISCAS
2007
IEEE
123views Hardware» more  ISCAS 2007»
14 years 3 months ago
An Organic Computing architecture for visual microprocessors based on Marching Pixels
—The paper presents architecture and synthesis results for an organic computing hardware for smart CMOS camera chips. The organic behavior in the chip hardware is based on distri...
Dietmar Fey, Marcus Komann, Frank Schurz, Andreas ...
CISIS
2007
IEEE
13 years 9 months ago
Gridifying IBM's Generic Log Adapter to Speed-Up the Processing of Log Data
Problem determination in today's computing environments consumes between 30 and 70% of an organization’s IT resources and represents from one third to one half of their tot...
Claudi Paniagua, Fatos Xhafa, Thanasis Daradoumis
CCGRID
2005
IEEE
14 years 2 months ago
Instant attack stopper in InfiniBand architecture
With the growing popularity of cluster architectures in datacenters and the sophistication of computer attacks, the design of highly secure clusters has recently emerged as a crit...
Manhee Lee, Mazin S. Yousif
IJCIS
1998
116views more  IJCIS 1998»
13 years 8 months ago
Distributed Query Scheduling Service: An Architecture and Its Implementation
We present the systematic design and development of a distributed query scheduling service DQS in the context of DIOM, a distributed and interoperable query mediation system 26 ...
Ling Liu, Calton Pu, Kirill Richine