Sciweavers

360 search results - page 27 / 72
» Parallel processing flow models on desktop hardware
Sort
View
DAC
2006
ACM
14 years 2 months ago
Use of C/C++ models for architecture exploration and verification of DSPs
Architectural decisions for DSP modules are often analyzed using high level C models. Such high-level explorations allow early examination of the algorithms and the architectural ...
David Brier, Raj S. Mitra
DATE
2010
IEEE
171views Hardware» more  DATE 2010»
14 years 1 months ago
Digital statistical analysis using VHDL
—Variations of process parameters have an important impact on reliability and yield in deep sub micron IC technologies. One methodology to estimate the influence of these effects...
Manfred Dietrich, Uwe Eichler, Joachim Haase
HCW
1999
IEEE
14 years 28 days ago
Multiple Cost Optimization for Task Assignment in Heterogeneous Computing Systems Using Learning Automata
A framework for task assignment in heterogeneous computing systems is presented in this work. The framework is based on a learning automata model. The proposed model can be used f...
Raju D. Venkataramana, N. Ranganathan
MICRO
1998
IEEE
129views Hardware» more  MICRO 1998»
14 years 26 days ago
A Bandwidth-efficient Architecture for Media Processing
Media applications are characterized by large amounts of available parallelism, little data reuse, and a high computation to memory access ratio. While these characteristics are p...
Scott Rixner, William J. Dally, Ujval J. Kapasi, B...
ENGL
2007
71views more  ENGL 2007»
13 years 8 months ago
The Development of a Generic Technique for Flow Line Monitoring
Realize the operating conditions of a manufacturing plant are essential for providing corresponding actions responsively. This is because all processes are interrelated and a smal...
C. S. Tang, C. Y. Chan, Kai-Leung Yung