Sciweavers

360 search results - page 58 / 72
» Parallel processing flow models on desktop hardware
Sort
View
BIRTHDAY
2004
Springer
14 years 2 months ago
Retracing the Semantics of CSP
CSP was originally introduced as a parallel programming language in which sequential imperative processes execute concurrently and communicate by synchronized input and output. The...
Stephen D. Brookes
CODES
2007
IEEE
14 years 2 months ago
ESL design and HW/SW co-verification of high-end software defined radio platforms
Multiple wireless technologies are converging to run on personal handhelds. The plethora of communication standards next to the cost issues of deeper submicron processing require ...
A. C. H. Ng, J. W. Weijers, Miguel Glassee, Thomas...
SMI
2008
IEEE
255views Image Analysis» more  SMI 2008»
14 years 3 months ago
GPU-accelerated surface denoising and morphing with lattice Boltzmann scheme
In this paper, we introduce a parallel numerical scheme, the lattice Boltzmann method, to shape modeling applications. The motivation of using this originally-designed fluid dyna...
Ye Zhao
ISCA
2000
IEEE
63views Hardware» more  ISCA 2000»
14 years 29 days ago
An embedded DRAM architecture for large-scale spatial-lattice computations
Spatial-lattice computations with finite-range interactions are an important class of easily parallelized computations. This class includes many simple and direct algorithms for ...
Norman Margolus
DATE
2008
IEEE
156views Hardware» more  DATE 2008»
14 years 3 months ago
Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications
Embedded systems are becoming increasingly complex. Besides the additional processing capabilities, they are characterized by high diversity of computational models coexisting in ...
Antonio Carlos Schneider Beck, Mateus B. Rutzig, G...