Sciweavers

356 search results - page 21 / 72
» Parallelizing time with polynomial circuits
Sort
View
ENTCS
2008
115views more  ENTCS 2008»
13 years 8 months ago
Time Separation of Events: An Inverse Method
The problem of "time separation" can be stated as follows: Given a system made of several connected components, each one entailing a local delay known with uncertainty, ...
Emmanuelle Encrenaz, Laurent Fribourg
BIRTHDAY
2003
Springer
14 years 1 months ago
Digital Algebra and Circuits
Abstract. Digital numbers D are the world’s most popular data representation: nearly all texts, sounds and images are coded somewhere in time and space by binary sequences. The m...
Jean Vuillemin
DAC
2009
ACM
14 years 2 months ago
PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation
It is unknown how to include stochastic process variation into fast-multipole-method (FMM) for a full chip capacitance extraction. This paper presents a parallel FMM extraction us...
Fang Gong, Hao Yu, Lei He
IPPS
1997
IEEE
14 years 4 days ago
Modeling Compiled Communication Costs in Multiplexed Optical Networks
Improvements in optical technology will enable the constructionof high bandwidth, low latencyswitching networks. These networks have many applications in massively parallel proces...
Charles A. Salisbury, Rami G. Melhem
ITC
1998
IEEE
114views Hardware» more  ITC 1998»
14 years 5 days ago
BETSY: synthesizing circuits for a specified BIST environment
This paper presents a logic synthesis tool called BETSY (BIST Environment Testable Synthesis) for synthesizing circuits that achieve complete (100%)fault coverage in a user specif...
Zhe Zhao, Bahram Pouya, Nur A. Touba