Sciweavers

338 search results - page 45 / 68
» Partitioning of VLSI Circuits and Systems
Sort
View
VLSID
2006
IEEE
92views VLSI» more  VLSID 2006»
16 years 6 months ago
A Wideband Frequency-Shift Keying Demodulator for Wireless Neural Stimulation Microsystems
: This paper presents a wideband frequency-shift keying (FSK) demodulator suitable for a digital data transmission chain of wireless neural stimulation microsystems such as cochlea...
Mian Dong, Chun Zhang, Songping Mai, Zhihua Wang, ...
DAC
2004
ACM
16 years 6 months ago
Dynamic FPGA routing for just-in-time FPGA compilation
Just-in-time (JIT) compilation has previously been used in many applications to enable standard software binaries to execute on different underlying processor architectures. Howev...
Roman L. Lysecky, Frank Vahid, Sheldon X.-D. Tan
FCCM
1999
IEEE
146views VLSI» more  FCCM 1999»
15 years 10 months ago
Sepia: Scalable 3D Compositing Using PCI Pamette
We have implemented an image combining architecture that allows distributed rendering of a partitioned data set at interactive rates. The architecture achieves real-time frame rat...
Laurent Moll, Mark Shand, Alan Heirich
ASPDAC
2000
ACM
80views Hardware» more  ASPDAC 2000»
15 years 10 months ago
An interleaved dual-battery power supply for battery-operated electronics
 After a detailed analysis and discussion of two important characteristics of today’s battery cells (i.e., their current-capacity and current-voltage curves), this paper descr...
Qing Wu, Qinru Qiu, Massoud Pedram
WSC
2007
15 years 8 months ago
Optimizing time warp simulation with reinforcement learning techniques
Adaptive Time Warp protocols in the literature are usually based on a pre-defined analytic model of the system, expressed as a closed form function that maps system state to cont...
Jun Wang, Carl Tropper