Sciweavers

193 search results - page 21 / 39
» Patching Processor Design Errors
Sort
View
CASES
2006
ACM
14 years 2 months ago
Automatic performance model construction for the fast software exploration of new hardware designs
Developing an optimizing compiler for a newly proposed architecture is extremely difficult when there is only a simulator of the machine available. Designing such a compiler requ...
John Cavazos, Christophe Dubach, Felix V. Agakov, ...
DAC
2004
ACM
14 years 9 months ago
Energy characterization of filesystems for diskless embedded systems
The need for low-power, small factor secondary storage device has led to the widespread use of flash memory in embedded systems. The energy consumption of processor and flash base...
Siddharth Choudhuri, Rabi N. Mahapatra
DFT
2000
IEEE
105views VLSI» more  DFT 2000»
14 years 1 months ago
Low-Speed Scan Testing of Charge-Sharing Faults for CMOS Domino Circuits
Because domino logic design offers smaller area and higher speed than complementary CMOS design, it has been very popularly used to design highperformance processors. However: dom...
Ching-Hwa Cheng, Jinn-Shyan Wang, Shih-Chieh Chang...
SAC
2003
ACM
14 years 1 months ago
Automatic Code Generation for a Convection Scheme
Traditional design and implementation of large atmospheric models is a difficult, tedious and error prone task. With the CTADEL project we investigate a new method of code genera...
Paul van der Mark, Lex Wolters, Gerard Cats
MICRO
2007
IEEE
135views Hardware» more  MICRO 2007»
14 years 2 months ago
Microarchitectural Design Space Exploration Using an Architecture-Centric Approach
The microarchitectural design space of a new processor is too large for an architect to evaluate in its entirety. Even with the use of statistical simulation, evaluation of a sing...
Christophe Dubach, Timothy M. Jones, Michael F. P....