Sciweavers

1761 search results - page 51 / 353
» Performance Evaluation : = (Process Algebra Model Checking...
Sort
View
DATE
2008
IEEE
124views Hardware» more  DATE 2008»
14 years 3 months ago
Logic Synthesis with Nanowire Crossbar: Reality Check and Standard Cell-based Integration
Nanowire crossbar is one of the most promising circuit solutions for nanoelectronics. We show nanowire crossbars do not scale well in terms of logic density and speed. We conseque...
Mian Dong, Lin Zhong
DOCENG
2009
ACM
13 years 6 months ago
Geometric consistency checking for local-descriptor based document retrieval
In this paper, we evaluate different geometric consistency schemes, which can be used in tandem with an efficient architecture, based on voting and local descriptors, to retrieve ...
Eduardo Valle, David Picard, Matthieu Cord
DAC
2002
ACM
14 years 10 months ago
A framework for evaluating design tradeoffs in packet processing architectures
We present an analytical method to evaluate embedded network packet processor architectures, and to explore their design space. Our approach is in contrast to those based on simul...
Lothar Thiele, Matthias Gries, Samarjit Chakrabort...
MTV
2003
IEEE
109views Hardware» more  MTV 2003»
14 years 2 months ago
A Methodology for Validation of Microprocessors using Equivalence Checking
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. ...
Prabhat Mishra, Nikil D. Dutt
IPPS
2000
IEEE
14 years 1 months ago
A Framework for Embedded Real-Time System Design
This paper describes a framework for parametric analysis of real-time systems based on process algebra. The Algebra of Communicating Shared Resources ACSR has been extended to AC...
Jin-Young Choi, Hee-Hwan Kwak, Insup Lee