Sciweavers

5564 search results - page 964 / 1113
» Performance Modeling of HPC Applications
Sort
View
ISSS
1999
IEEE
168views Hardware» more  ISSS 1999»
15 years 6 months ago
Automatic Architectural Synthesis of VLIW and EPIC Processors
This paper describes a mechanism for automatic design and synthesis of very long instruction word (VLIW), and its generalization, explicitly parallel instruction computing rocesso...
Shail Aditya, B. Ramakrishna Rau, Vinod Kathail
116
Voted
ICNP
1998
IEEE
15 years 6 months ago
Distributed Network Flow Control based on Dynamic Competitive Markets
Network applications require a certain level of network performance for their proper operation. These individual guarantees can be provided if su cient amounts of network resource...
Errin W. Fulp, Douglas S. Reeves
122
Voted
KI
1998
Springer
15 years 6 months ago
From Theory to Practice in Multiagent System Design: The Case of Structural Co-operation
Abstract. In Distributed Problem-solving (DPS) systems a group of purposefully designed computational agents interact and co-ordinate their activities so as to jointly achieve a gl...
Sascha Ossowski, Ana García-Serrano, Jos&ea...
ICC
1997
IEEE
133views Communications» more  ICC 1997»
15 years 6 months ago
MESH: Distributed Error Recovery for Multimedia Streams in Wide-Area Multicast Networks
This paper addresses support for nzulti-party multimedia applications delivered across datagram wide-area networks such as the Internet. Our approach is to develop a novel retrans...
Matthew T. Lucas, Bert J. Dempsey, Alfred C. Weave...
ICCAD
1997
IEEE
144views Hardware» more  ICCAD 1997»
15 years 6 months ago
Exploiting off-chip memory access modes in high-level synthesis
Memory-intensive behaviors often contain large arrays that are synthesized into off-chip memories. With the increasing gap between on-chip and off-chip memory access delays, it is...
Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nico...