Sciweavers

6709 search results - page 63 / 1342
» Performance Modelling of the Computational Hardware: A Stati...
Sort
View
ICML
2006
IEEE
14 years 10 months ago
A statistical approach to rule learning
We present a new, statistical approach to rule learning. Doing so, we address two of the problems inherent in traditional rule learning: The computational hardness of finding rule...
Stefan Kramer, Ulrich Rückert
ISQED
2005
IEEE
140views Hardware» more  ISQED 2005»
14 years 2 months ago
Toward Quality EDA Tools and Tool Flows Through High-Performance Computing
As the scale and complexity of VLSI circuits increase, Electronic Design Automation (EDA) tools become much more sophisticated and are held to increasing standards of quality. New...
Aaron N. Ng, Igor L. Markov
DATE
2003
IEEE
82views Hardware» more  DATE 2003»
14 years 2 months ago
A Solution for Hardware Emulation of Non Volatile Memory Macrocells
More and more the system verification makes use of hardware emulation techniques that allow a speed up in simulation performance up to thousand times. Typically, a design is comp...
Alessandro Pirola
DATE
2008
IEEE
204views Hardware» more  DATE 2008»
14 years 3 months ago
Deep Submicron Interconnect Timing Model with Quadratic Random Variable Analysis
Shrinking feature sizes and process variations are of increasing concern in modern technology. It is urgent that we develop statistical interconnect timing models which are harmon...
Jun-Kuei Zeng, Chung-Ping Chen
ISSS
1998
IEEE
107views Hardware» more  ISSS 1998»
14 years 1 months ago
Integrating Communication Protocol Selection with Partitioning in Hardware/Software Codesign
This paper presents a codesign approach which incorporates communication protocol selection as a design parameter within hardware/software partitioning. The presented approach tak...
Peter Voigt Knudsen, Jan Madsen