Sciweavers

2964 search results - page 552 / 593
» Performance Prediction of a Parallel Simulator
Sort
View
HPCA
2005
IEEE
14 years 8 months ago
Unbounded Transactional Memory
Hardware transactional memory should support unbounded transactions: transactions of arbitrary size and duration. We describe a hardware implementation of unbounded transactional ...
C. Scott Ananian, Krste Asanovic, Bradley C. Kuszm...
HPCA
2005
IEEE
14 years 8 months ago
Improving Multiple-CMP Systems Using Token Coherence
Improvements in semiconductor technology now enable Chip Multiprocessors (CMPs). As many future computer systems will use one or more CMPs and support shared memory, such systems ...
Michael R. Marty, Jesse D. Bingham, Mark D. Hill, ...
SIMVIS
2004
13 years 10 months ago
Model-based Approach to Automatic 3D Seismic Horizon Correlation across Faults
Seismic data provide detailed information about subsurface structures. Reflection events visible in the seismic data are known as horizons, and indicate boundaries between differe...
Fitsum Admasu, Klaus D. Tönnies
MICRO
2009
IEEE
133views Hardware» more  MICRO 2009»
14 years 3 months ago
A tagless coherence directory
A key challenge in architecting a CMP with many cores is maintaining cache coherence in an efficient manner. Directory-based protocols avoid the bandwidth overhead of snoop-based ...
Jason Zebchuk, Vijayalakshmi Srinivasan, Moinuddin...
ACMACE
2009
ACM
14 years 3 months ago
iSee: interactive scenario explorer for online tournament games
Fantasy games, in which players compete to correctly predict realworld outcomes in sports, entertainment, and politics, have grown in popularity and now represent a significant po...
Greg Smith, Desney S. Tan, Bongshin Lee