Sciweavers

830 search results - page 154 / 166
» Planning as an architectural control mechanism
Sort
View
ACSC
2003
IEEE
14 years 21 days ago
Communication Performance Issues for Two Cluster Computers
Clusters of commodity machines have become a popular way of building cheap high performance parallel computers. Many of these designs rely on standard Ethernet networks as a syste...
Francis Vaughan, Duncan A. Grove, Paul D. Coddingt...
ICSOC
2009
Springer
14 years 7 hour ago
Message-Oriented Middleware with QoS Awareness
Publish/subscribe messaging is a fundamental mechanism for interconnecting disparate services and systems in the service-oriented computing architecture. The quality of services (Q...
Hao Yang, Minkyong Kim, Kyriakos Karenos, Fan Ye, ...
ISCA
1996
IEEE
130views Hardware» more  ISCA 1996»
13 years 11 months ago
Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
Mark Horowitz, Margaret Martonosi, Todd C. Mowry, ...
ASPDAC
2007
ACM
95views Hardware» more  ASPDAC 2007»
13 years 11 months ago
Low Power Techniques for Mobile Application SoCs Based on Integrated Platform "UniPhier"
In this Paper, we describe the various low power techniques for mobile application SoCs based on the integrated platform "UniPhier". To minimize SoC power dissipation, h...
Masaitsu Nakajima, Takao Yamamoto, Masayuki Yamasa...
IMCS
2007
77views more  IMCS 2007»
13 years 7 months ago
Incident response requirements for distributed security information management systems
Purpose – Security information management systems (SIMs) have been providing a unified distributed platform for the efficient management of security information produced by co...
Sarandis Mitropoulos, Dimitrios Patsos, Christos D...