Sciweavers

351 search results - page 55 / 71
» Plug-and-Play Architectural Design and Verification
Sort
View
PEWASUN
2004
ACM
14 years 4 days ago
A simulation study on multi-rate mobile ad hoc networks
This paper studies the performance of a multi-rate mobile ad hoc network (MANET) using an extended ns-2 simulator. A link adaptation algorithm is developed and tested. The multi-r...
Gang Ding, Xiaoxin Wu, Bharat K. Bhargava
MSWIM
2003
ACM
13 years 12 months ago
Adaptive range control using directional antennas in mobile ad hoc networks
This paper presents ARC (Adaptive Range Control), a communication range control mechanism using directional antennas to be implemented across multiple layers. ARC uses directional...
Mineo Takai, Junlan Zhou, Rajive Bagrodia
FPGA
2003
ACM
161views FPGA» more  FPGA 2003»
13 years 12 months ago
Implementation of BEE: a real-time large-scale hardware emulation engine
This paper describes the hardware implementation of a real-time, large-scale, multi-chip FPGA (Field Programmable Gate Array) based emulation engine with a capacity of 10 million ...
Chen Chang, Kimmo Kuusilinna, Brian C. Richards, R...
EMSOFT
2010
Springer
13 years 4 months ago
PinaVM: a systemC front-end based on an executable intermediate representation
SystemC is the de facto standard for modeling embedded systems. It allows system design at various levels of abstractions, provides typical object-orientation features and incorpo...
Kevin Marquet, Matthieu Moy
DATE
1999
IEEE
120views Hardware» more  DATE 1999»
13 years 11 months ago
Hardware Synthesis from C/C++ Models
Software programming languages, such as C/C++, have been used as means for specifying hardware for quite a while. Different design methodologies have exploited the advantages of f...
Giovanni De Micheli