Sciweavers

351 search results - page 60 / 71
» Plug-and-Play Architectural Design and Verification
Sort
View
NETGAMES
2004
ACM
14 years 4 days ago
Some thoughts on emulating jitter for user experience trials
It is usually hard to control the network conditions affecting public online game servers when studying the impact of latency, loss and jitter on user experience. This leads to a ...
Grenville J. Armitage, Lawrence Stewart
IPSN
2004
Springer
14 years 2 days ago
Modeling of sensor nets in Ptolemy II
This paper describes a modeling and simulation framework called VisualSense for wireless sensor networks that builds on and leverages Ptolemy II. This framework supports actor-ori...
Philip Baldwin, Sanjeev Kohli, Edward A. Lee, Xiao...
DATE
2003
IEEE
104views Hardware» more  DATE 2003»
14 years 11 hour ago
Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip
We present an innovative protocol processor component that combines wire-speed processing for low-level, and best effort processing for higher-level protocols. The component is a ...
George Lykakis, N. Mouratidis, Kyriakos Vlachos, N...
DAC
1991
ACM
13 years 10 months ago
REX - A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis
REX is a program that extracts parasitic resistance and capacitance values for nodes in VLSI layouts. REX also performs network serial and parallel simplifications. Two types of n...
Jerry P. Hwang
DAC
2005
ACM
13 years 8 months ago
A green function-based parasitic extraction method for inhomogeneous substrate layers
This paper presents a new Green function-based approach for substrate parasitic extraction in substrates with inhomogeneous layers. This new formulation allows analysis of noise c...
Chenggang Xu, Ranjit Gharpurey, Terri S. Fiez, Kar...