1238 search results - page 117 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
185
click to vote
IPPS
2008
IEEE
16 years 18 days ago
2008
IEEE
Processing nodes of the Cray XT and IBM Blue Gene Massively Parallel Processing (MPP) systems are composed of multiple execution units, sharing memory and network subsystems. Thes...
187
click to vote
DAC
2004
ACM
15 years 10 months ago
2004
ACM
In an attempt to enable the cost-effective production of lowand mid-volume application-specific chips, researchers have proposed a number of so-called structured ASIC architecture...
181
click to vote
MICRO
2010
IEEE
15 years 4 months ago
2010
IEEE
To extend the exponential performance scaling of future chip multiprocessors, improving energy efficiency has become a first-class priority. Single-chip heterogeneous computing ha...
140
click to vote
VLSID
2002
IEEE
16 years 6 months ago
2002
IEEE
This paper presents the Smith and Waterman Algorithm-Specific ASIC Design (SWASAD) project. This is a hardware solution that implements the S&W algorithm.. The SWASAD is an imp...
173
click to vote
ICCS
2005
Springer
15 years 11 months ago
2005
Springer
The development of efficient parallel algorithms for large scale wildfire simulations is a challenging research problem because the factors that determine wildfire behavior are com...