1238 search results - page 120 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
132
Voted
DATE
2006
IEEE
16 years 8 days ago
2006
IEEE
We propose instruction-driven slicing, a new technique for annotating microprocessor descriptions at the Register Transfer Level (RTL) in order to achieve lower power dissipation....
156
click to vote
SAC
2008
ACM
15 years 5 months ago
2008
ACM
Leakage power in cache memories represents a sizable fraction of total power consumption, and many techniques have been proposed to reduce it. As a matter of fact, during a fixed ...
134
click to vote
ASAP
2009
IEEE
16 years 3 months ago
2009
IEEE
—The Cell processor consists of a general-purpose core and eight cores with a complete SIMD instruction set. Although originally designed for multimedia and gaming, it is current...
177
click to vote
DAC
1999
ACM
15 years 10 months ago
1999
ACM
Power efficient design of real-time systems based on programmable processors becomes more important as system functionality is increasingly realized through software. This paper ...
321
click to vote
VLSI
2012
Springer
14 years 1 months ago
2012
Springer
e technique is based on abstract execution profiles, called event signatures, and it operates at a higher level of abstraction than, for example, commonly used instruction-set sim...