1238 search results - page 241 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
TCAD
2008
13 years 7 months ago
2008
Abstract--For modern embedded systems in the realm of highthroughput multimedia, imaging, and signal processing, the complexity of embedded applications has reached a point where t...
ASPLOS
2008
ACM
13 years 9 months ago
2008
ACM
Parallel and concurrent garbage collectors are increasingly employed by managed runtime environments (MREs) to maintain scalability, as multi-core architectures and multi-threaded...
HPCA
2008
IEEE
14 years 7 months ago
2008
IEEE
Cache partitioning and sharing is critical to the effective utilization of multicore processors. However, almost all existing studies have been evaluated by simulation that often ...
BIRTHDAY
2003
Springer
14 years 19 days ago
2003
Springer
Abstract: In the automotive and aerospace industry, millions of technical documents are generated during the development of complex engineering products. Particularly, the universa...
TECS
2008
13 years 7 months ago
2008
tion. Transaction Level Modeling (TLM) has been proposed to abstract communication for highspeed system simulation and rapid design space exploration. Although being widely accepte...