Sciweavers

115 search results - page 4 / 23
» Power analysis of system-level on-chip communication archite...
Sort
View
DAC
1996
ACM
14 years 1 months ago
Opportunities and Obstacles in Low-Power System-Level CAD
A case study in low-power system-level design is presented. We detail the design of a low-power embedded system, a touchscreen interface device for a personal computer. This devic...
Andrew Wolfe
IPPS
2002
IEEE
14 years 2 months ago
System-Level Analysis for MPEG-4 Decoding on a Multi-Processor Architecture
The convergence of TV and new features such as Internet and games, requires a generic media-processing platform, that enables simultaneous execution of very diverse tasks, ranging...
Egbert G. T. Jaspers, Erik B. van der Tol, Peter H...
ICCAD
2001
IEEE
106views Hardware» more  ICCAD 2001»
14 years 6 months ago
System-Level Power/Performance Analysis of Portable Multimedia Systems Communicating over Wireless Channels
This paper presents a new methodology for system-level power and performance analysis of wireless multimedia systems. More precisely, we introduce an analytical approach based on ...
Radu Marculescu, Amit Nandi, Luciano Lavagno, Albe...
VLSID
2005
IEEE
285views VLSI» more  VLSID 2005»
14 years 10 months ago
Power Monitors: A Framework for System-Level Power Estimation Using Heterogeneous Power Models
Abstract--Power analysis early in the design cycle is critical for the design of lowpower systems. With the move to system-level specifications and design methodologies, there has ...
Nikhil Bansal, Kanishka Lahiri, Anand Raghunathan,...