Sciweavers

734 search results - page 34 / 147
» Power balanced pipelines
Sort
View
DATE
2010
IEEE
161views Hardware» more  DATE 2010»
14 years 1 months ago
Aging-resilient design of pipelined architectures using novel detection and correction circuits
—Time-dependent performance degradation due to transistor aging caused by mechanisms such as Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) is one o...
Hamed F. Dadgour, Kaustav Banerjee
ICC
2007
IEEE
14 years 3 months ago
Shared Infrastructure Power Saving for Solar Powered IEEE 802.11 WLAN Mesh Networks
Abstract— Solar powered WLAN infrastructure is a cost effective option in outdoor deployments where continuous power sources are not practical. In these nodes the cost of the sol...
Enrique J. Vargas, Amir A. Sayegh, Terence D. Todd
VLDB
2007
ACM
145views Database» more  VLDB 2007»
14 years 8 months ago
Executing Stream Joins on the Cell Processor
Low-latency and high-throughput processing are key requirements of data stream management systems (DSMSs). Hence, multi-core processors that provide high aggregate processing capa...
Bugra Gedik, Philip S. Yu, Rajesh Bordawekar
EGH
2004
Springer
14 years 2 months ago
Squeeze: numerical-precision-optimized volume rendering
This paper discusses how to squeeze volume rendering into as few bits per operation as possible while still retaining excellent image quality. For each of the typical volume rende...
Ingmar Bitter, Neophytos Neophytou, Klaus Mueller,...
HCW
2000
IEEE
14 years 1 months ago
A Heuristic Algorithm for Mapping Communicating Tasks on Heterogeneous Resources
A heuristic algorithm that maps data-processing tasks onto heterogeneous resources (i.e., processors and links of various capacities) is presented. The algorithm tries to achieve ...
Kenjiro Taura, Andrew A. Chien