Sciweavers

1145 search results - page 83 / 229
» Power-Driven Design Partitioning
Sort
View
VLSID
2001
IEEE
129views VLSI» more  VLSID 2001»
14 years 10 months ago
Design Of Provably Correct Storage Arrays
In this paper we describe a hardware design method for memory and register arrays that allows the application of formal equivalence checking for comparing a high-level register tr...
Rajiv V. Joshi, Wei Hwang, Andreas Kuehlmann
MOBISYS
2005
ACM
14 years 9 months ago
Design and implementation of a single system image operating system for ad hoc networks
In this paper, we describe the design and implementation of a distributed operating system for ad hoc networks. Our system simplifies the programming of ad hoc networks and extend...
Hongzhou Liu, Tom Roeder, Kevin Walsh, Rimon Barr,...
DATE
2009
IEEE
105views Hardware» more  DATE 2009»
14 years 4 months ago
Exploiting narrow-width values for thermal-aware register file designs
—Localized heating-up creates thermal hotspots across the chip, with the integer register file ranked as the hottest unit in high-performance microprocessors. In this paper, we ...
Shuai Wang, Jie Hu, Sotirios G. Ziavras, Sung Woo ...
GECCO
2004
Springer
136views Optimization» more  GECCO 2004»
14 years 3 months ago
System Level Hardware-Software Design Exploration with XCS
Abstract. The current trend in Embedded Systems (ES) design is moving towards the integration of increasingly complex applications on a single chip. An Embedded System has to satis...
Fabrizio Ferrandi, Pier Luca Lanzi, Donatella Sciu...
MIDDLEWARE
2004
Springer
14 years 3 months ago
Designing a context-aware middleware for asynchronous communication in mobile ad hoc environments
In mobile ad hoc networks, synchronous communication mechanisms appear to be not suitable, since these assume that the involved entities are present at the same time during the in...
Mirco Musolesi