Sciweavers

426 search results - page 38 / 86
» Power-Sensitive Multithreaded Architecture
Sort
View
ICPADS
2005
IEEE
14 years 2 months ago
A Hybrid Web Server Architecture for e-Commerce Applications
The performance of an e-commerce application can be measured according to technical metrics but also following business indicators. The revenue obtained by a commercial web applic...
David Carrera, Vicenç Beltran, Jordi Torres...
HPCA
2001
IEEE
14 years 9 months ago
An Architectural Evaluation of Java TPC-W
The use of the Java programming language for implementing server-side application logic is increasing in popularity, yet there is very little known about the architectural require...
Harold W. Cain, Ravi Rajwar, Morris Marden, Mikko ...
IPPS
2007
IEEE
14 years 3 months ago
A Portable Framework for High-Speed Parallel Producer/Consumers on Real CMP, SMT and SMP Architectures
This paper explores generating efficient, portable HighSpeed Producer Consumer (HSPC) code on current shared memory architectures: Chip Multi-Processors (CMP), Simultaneous Multi...
Richard T. Saunders, Clinton L. Jeffery, Derek T. ...
IPPS
2007
IEEE
14 years 3 months ago
Analysis of a Computational Biology Simulation Technique on Emerging Processing Architectures
1 Multi-paradigm, multi-threaded and multi-core computing devices available today provide several orders of magnitude performance improvement over mainstream microprocessors. These...
Jeremy S. Meredith, Sadaf R. Alam, Jeffrey S. Vett...
IEEEPACT
2008
IEEE
14 years 3 months ago
The PARSEC benchmark suite: characterization and architectural implications
This paper presents and characterizes the Princeton Application Repository for Shared-Memory Computers (PARSEC), a benchmark suite for studies of Chip-Multiprocessors (CMPs). Prev...
Christian Bienia, Sanjeev Kumar, Jaswinder Pal Sin...