Sciweavers

426 search results - page 48 / 86
» Power-Sensitive Multithreaded Architecture
Sort
View
ATC
2008
Springer
13 years 10 months ago
An Operating System Architecture for Organic Computing in Embedded Real-Time Systems
To overcome the rising complexity of computing systems, the paradigms of Autonomic Computing and Organic Computing have been introduced. By using an observer/controller architectur...
Florian Kluge, Jörg Mische, Sascha Uhrig, The...
ICPP
2008
IEEE
14 years 3 months ago
XMT-GPU: A PRAM Architecture for Graphics Computation
The shading processors in graphics hardware are becoming increasingly general-purpose. We test, through simulation and benchmarking, the potential performance impact of replacing ...
Thomas M. DuBois, Bryant Lee, Yi Wang, Marc Olano,...
DATE
2007
IEEE
114views Hardware» more  DATE 2007»
14 years 3 months ago
Mapping the physical layer of radio standards to multiprocessor architectures
We are concerned with the software implementation of baseband processing for the physical layer of radio standards (“Software Defined Radio - SDR”). Given the constraints for ...
Cyprian Grassmann, Mathias Richter, Mirko Sauerman...
ICDM
2007
IEEE
131views Data Mining» more  ICDM 2007»
14 years 3 months ago
Parallel Mining of Frequent Closed Patterns: Harnessing Modern Computer Architectures
Inspired by emerging multi-core computer architectures, in this paper we present MT CLOSED, a multi-threaded algorithm for frequent closed itemset mining (FCIM). To the best of ou...
Claudio Lucchese, Salvatore Orlando, Raffaele Pere...
ISCA
1995
IEEE
118views Hardware» more  ISCA 1995»
14 years 8 days ago
The EM-X Parallel Computer: Architecture and Basic Performance
Latency tolerance is essential in achieving high performance on parallel computers for remote function calls and fine-grained remote memory accesses. EM-X supports interprocessor ...
Yuetsu Kodama, Hirohumi Sakane, Mitsuhisa Sato, Ha...