Sciweavers

492 search results - page 73 / 99
» Predictable performance in SMT processors
Sort
View
MICRO
2002
IEEE
159views Hardware» more  MICRO 2002»
14 years 14 days ago
Master/slave speculative parallelization
Master/Slave Speculative Parallelization (MSSP) is an execution paradigm for improving the execution rate of sequential programs by parallelizing them speculatively for execution ...
Craig B. Zilles, Gurindar S. Sohi
CORR
2006
Springer
160views Education» more  CORR 2006»
13 years 7 months ago
On Conditional Branches in Optimal Search Trees
A commonly used type of search tree is the alphabetic binary tree, which uses (without loss of generality) "less than" versus "greater than or equal to" tests ...
Michael B. Baer
CODES
2007
IEEE
14 years 1 months ago
Event-based re-training of statistical contention models for heterogeneous multiprocessors
Embedded single-chip heterogeneous multiprocessor (SCHM) systems experience frequent system events such as task preemption, power-saving voltage/frequency scaling, or arrival of n...
Alex Bobrek, JoAnn M. Paul, Donald E. Thomas
VLSID
2008
IEEE
93views VLSI» more  VLSID 2008»
14 years 1 months ago
Watermarking Video Clips with Workload Information for DVS
We present a lightweight scheme for watermarking or annotating video clips with information describing the workload that would be incurred while decoding the clip. This informatio...
Yicheng Huang, Samarjit Chakraborty, Ye Wang
FPL
2001
Springer
77views Hardware» more  FPL 2001»
14 years 1 days ago
Implementation of (Normalised) RLS Lattice on Virtex
We present an implementation of a complete RLS Lattice and Normalised RLS Lattice cores for Virtex. The cores accept 24-bit fixed point inputs and produce 24-bit fixed point predic...
Felix Albu, Jiri Kadlec, Christopher I. Softley, R...