Sciweavers

305 search results - page 38 / 61
» Process Isolation for Reconfigurable Hardware
Sort
View
PARELEC
2000
IEEE
14 years 2 days ago
Implementation of an Adaptive Reconfigurable Group Organized (ARGO) Parallel Architecture
The purpose of this paper is to demonstrate the implementation of an adaptable parallel architecture capable of system to task adaptation. The system implementation was based on X...
Lucas Szajek, Lev Kirischian
ICASSP
2011
IEEE
12 years 11 months ago
Reconfigurable decoder architectures for Raptor codes
Decoder architectures for architecture-aware Raptor codes having regular message access-and-processing patterns are presented. Raptor codes are a class of concatenated codes compo...
Hady Zeineddine, Mohammad M. Mansour
DATE
2005
IEEE
102views Hardware» more  DATE 2005»
14 years 1 months ago
Modeling of a Reconfigurable OFDM IP Block Family For an RF System Simulator
The idea of design domain specific Mother Model of IP block family as a base of modeling of system integration is presented here. A common reconfigurable Mother Model for ten diff...
Hannu Heusala, Jussi Liedes
DATE
2005
IEEE
180views Hardware» more  DATE 2005»
14 years 1 months ago
A Coprocessor for Accelerating Visual Information Processing
Visual information processing will play an increasingly important role in future electronics systems. In many applications, e.g. video surveillance cameras, data throughput of mic...
Walter Stechele, L. Alvado Cárcel, Stephan ...
JVM
2004
132views Education» more  JVM 2004»
13 years 9 months ago
Solaris Zones: Operating System Support for Server Consolidation
e a new operating system abstraction for partitioning systems, allowing multiple applications to run in isolation from each other on the same physical hardware. This isolation prev...
Andrew Tucker, David Comay