Sciweavers

468 search results - page 63 / 94
» Process Migration Effects on Memory Performance of Multiproc...
Sort
View
EMNLP
2011
12 years 7 months ago
Approximate Scalable Bounded Space Sketch for Large Data NLP
We exploit sketch techniques, especially the Count-Min sketch, a memory, and time efficient framework which approximates the frequency of a word pair in the corpus without explic...
Amit Goyal, Hal Daumé III
CTRSA
2006
Springer
146views Cryptology» more  CTRSA 2006»
13 years 11 months ago
Cache Attacks and Countermeasures: The Case of AES
We describe several software side-channel attacks based on inter-process leakage through the state of the CPU's memory cache. This leakage reveals memory access patterns, whic...
Dag Arne Osvik, Adi Shamir, Eran Tromer
ICADL
2003
Springer
140views Education» more  ICADL 2003»
14 years 25 days ago
LVS Digital Library Cluster with Fair Memory Utilization
A digital library system consists of LVS(Linux Virtual Server) operating with software clustering technology provides is designed on Linux environment. In the cluster of servers fa...
MinHwan Ok, Kyeongmo Kang, Myong-Soon Park
PODC
2010
ACM
13 years 11 months ago
Constant RMR solutions to reader writer synchronization
We study Reader-Writer Exclusion [1], a well-known variant of the Mutual Exclusion problem [2] where processes are divided into two classes–readers and writers–and multiple re...
Vibhor Bhatt, Prasad Jayanti
DAC
2004
ACM
14 years 8 months ago
Profile-guided microarchitectural floorplanning for deep submicron processor design
As process technology migrates to deep submicron with feature size less than 100nm, global wire delay is becoming a major hindrance in keeping the latency of intra-chip communicat...
Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watew...