Sciweavers

6819 search results - page 54 / 1364
» Process Reuse Architecture
Sort
View
ISQED
2005
IEEE
116views Hardware» more  ISQED 2005»
14 years 3 months ago
A Mask Reuse Methodology for Reducing System-on-a-Chip Cost
Today's System-on-a-Chip (SoC) design methodology provides an efficient way to develop highly integrated systems on a single chip by utilizing pre-designed intellectual prope...
Subhrajit Bhattacharya, John A. Darringer, Daniel ...
FLAIRS
1998
13 years 11 months ago
The Program Analysis Tool for Reuse: Identifying Reusable Components
Software reuse has been demonstrated to increase productivity, reduce costs, and improve software quality. The research that has addressed this problem has concentrated on code cr...
Letha H. Etzkorn, Carl G. Davis, Lisa L. Bowen, Ja...
DAC
1998
ACM
14 years 11 months ago
Watermarking Techniques for Intellectual Property Protection
Digital system designs are the product of valuable effort and knowhow. Their embodiments, from software and HDL program down to device-level netlist and mask data, represent caref...
Andrew B. Kahng, John Lach, William H. Mangione-Sm...
DAC
2002
ACM
14 years 11 months ago
Compiler-directed scratch pad memory hierarchy design and management
One of the primary challenges in embedded system design is designing the memory hierarchy and restructuring the application to take advantage of it. This task is particularly impo...
Mahmut T. Kandemir, Alok N. Choudhary
ICTAI
1993
IEEE
14 years 2 months ago
Concrete Browsing of a Graphical Toolkit Library
The guidar project aims to support the complete activity of Graphical User Interface Development And Reuse. We propose to organize the system as a collaborative architecture of in...
Denys Duchier