Sciweavers

6819 search results - page 65 / 1364
» Process Reuse Architecture
Sort
View
ICDE
2011
IEEE
274views Database» more  ICDE 2011»
13 years 2 months ago
SQPR: Stream query planning with reuse
—When users submit new queries to a distributed stream processing system (DSPS), a query planner must allocate physical resources, such as CPU cores, memory and network bandwidth...
Evangelia Kalyvianaki, Wolfram Wiesemann, Quang Hi...
ICDE
2010
IEEE
193views Database» more  ICDE 2010»
14 years 6 months ago
Schema covering: a step towards enabling reuse in information integration
Abstract—We introduce schema covering, the problem of identifying easily understandable common objects for describing large and complex schemas. Defining transformations between...
Barna Saha, Ioana Stanoi, Kenneth L. Clarkson
ESTIMEDIA
2009
Springer
13 years 9 months ago
Inter-kernel data reuse and pipelining on chip-multiprocessors for multimedia applications
The increasing demand for low power and high performance multimedia embedded systems has motivated the need for effective solutions to satisfy application bandwidth and latency req...
Luis Angel D. Bathen, Yongjin Ahn, Nikil D. Dutt, ...
CODES
2005
IEEE
14 years 4 months ago
Future wireless convergence platforms
As wireless platforms converge to multimedia systems, architectures must converge to support voice, data, and video applications. From a processor architecture perspective, suppor...
C. John Glossner, Mayan Moudgill, Daniel Iancu, Ga...
DAC
2002
ACM
15 years 3 days ago
The next chip challenge: effective methods for viable mixed technology SoCs
The next generation of computer chips will continue the trend for more complexity than their predecessors. Many of them will contain different chip technologies and are termed SoC...
H. Bernhard Pogge