2700 search results - page 117 / 540 » Processor Architectures for Ontogenesis |
136
click to vote
ANSS
2000
IEEE
15 years 9 months ago
2000
IEEE
This work is devoted to present the design and implementation of Alfa-1, a simulated computer with educational purposes. The DEVS formalism was used to attack the complexity of th...
104
click to vote
ISCA
1998
IEEE
15 years 8 months ago
1998
IEEE
Much of the improvement in computer performance over the last twenty years has come from faster transistors and architectural advances that increase parallelism. Historically, par...
147
click to vote
ASAP
1995
IEEE
15 years 8 months ago
1995
IEEE
This paper explores an architecture for parallel independent computations of inner products over the direct product ring . The structure is based on the polynomial mapping of the ...
140
click to vote
ICCAD
2006
IEEE
16 years 1 months ago
2006
IEEE
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
161
click to vote
MICRO
2008
IEEE
15 years 11 months ago
2008
IEEE
With the multitude of existing and upcoming wireless standards, it is becoming increasingly difficult for hardware-only baseband processing solutions to adapt to the rapidly chan...