Sciweavers

378 search results - page 54 / 76
» Processor Modeling for Hardware Software Codesign
Sort
View
ICCD
2001
IEEE
98views Hardware» more  ICCD 2001»
14 years 3 months ago
In-Line Interrupt Handling for Software-Managed TLBs
The general-purpose precise interrupt mechanism, which has long been used to handle exceptional conditions that occur infrequently, is now being used increasingly often to handle ...
Aamer Jaleel, Bruce L. Jacob
CC
2011
Springer
283views System Software» more  CC 2011»
12 years 10 months ago
A Static Task Partitioning Approach for Heterogeneous Systems Using OpenCL
Abstract. Heterogeneous multi-core platforms are increasingly prevalent due to their perceived superior performance over homogeneous systems. The best performance, however, can onl...
Dominik Grewe, Michael F. P. O'Boyle
VLSID
2006
IEEE
192views VLSI» more  VLSID 2006»
14 years 23 days ago
Beyond RTL: Advanced Digital System Design
This tutorial focuses on advanced techniques to cope with the complexity of designing modern digital chips which are complete systems often containing multiple processors, complex...
Shiv Tasker, Rishiyur S. Nikhil
CASES
2007
ACM
13 years 10 months ago
Rethinking custom ISE identification: a new processor-agnostic method
The last decade has witnessed the emergence of the Application Specific Instruction-set Processor (ASIP) as a viable platform for embedded systems. Extensible ASIPs allow the user...
Ajay K. Verma, Philip Brisk, Paolo Ienne
CODES
2009
IEEE
14 years 1 months ago
A standby-sparing technique with low energy-overhead for fault-tolerant hard real-time systems
Time redundancy (rollback-recovery) and hardware redundancy are commonly used in real-time systems to achieve fault tolerance. From an energy consumption point of view, time redun...
Alireza Ejlali, Bashir M. Al-Hashimi, Petru Eles