Sciweavers

349 search results - page 49 / 70
» Promoting tolerance for delay tolerant network research
Sort
View
ICN
2005
Springer
14 years 1 months ago
Fault Free Shortest Path Routing on the de Bruijn Networks
It is shown that the de Bruijn graph (dBG) can be used as an architecture for interconnection networks and a suitable structure for parallel computation. Recent works have classiï¬...
Ngoc Chi Nguyen, Vo Dinh Minh Nhat, Sungyoung Lee
DSN
2002
IEEE
14 years 21 days ago
Secure Intrusion-tolerant Replication on the Internet
This paper describes a Secure INtrusion-Tolerant Replication Architecture1 (SINTRA) for coordination in asynchronous networks subject to Byzantine faults. SINTRA supplies a number...
Christian Cachin, Jonathan A. Poritz
WISE
2002
Springer
14 years 19 days ago
An Update-Risk Based Approach to TTL Estimation in Web Caching
Web caching is an important technique for accelerating web applications and reducing the load on the web server and the network through local cache accesses. As in the traditional...
Jeong-Joon Lee, Kyu-Young Whang, Byung Suk Lee, Ji...
VR
2010
IEEE
146views Virtual Reality» more  VR 2010»
13 years 6 months ago
Streaming 3D shape deformations in collaborative virtual environment
Collaborative virtual environment has been limited on static or rigid 3D models, due to the difficulties of real-time streaming of large amounts of data that is required to descri...
Ziying Tang, Guodong Rong, Xiaohu Guo, B. Prabhaka...
TVLSI
2010
13 years 2 months ago
Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks
Clock network is a vulnerable victim of variations as well as a main power consumer in many integrated circuits. Recently, link-based non-tree clock network attracts people's...
Rupak Samanta, Jiang Hu, Peng Li