Sciweavers

6274 search results - page 1095 / 1255
» Proofs, Programs, Processes
Sort
View
DATE
2003
IEEE
103views Hardware» more  DATE 2003»
14 years 4 months ago
Area Fill Generation With Inherent Data Volume Reduction
Control of variability and performance in the back end of the VLSI manufacturing line has become extremely difficult with the introduction of new materials such as copper and low...
Yu Chen, Andrew B. Kahng, Gabriel Robins, Alexande...
DATE
2003
IEEE
109views Hardware» more  DATE 2003»
14 years 4 months ago
A Novel Metric for Interconnect Architecture Performance
We propose a new metric for evaluation of interconnect architectures. This metric is computed by optimal assignment of wires from a given wire length distribution (WLD) to a given...
Parthasarathi Dasgupta, Andrew B. Kahng, Swamy Mud...
DFT
2003
IEEE
64views VLSI» more  DFT 2003»
14 years 4 months ago
Hybrid BIST Time Minimization for Core-Based Systems with STUMPS Architecture
1 This paper presents a solution to the test time minimization problem for core-based systems that contain sequential cores with STUMPS architecture. We assume a hybrid BIST approa...
Gert Jervan, Petru Eles, Zebo Peng, Raimund Ubar, ...
DFT
2003
IEEE
113views VLSI» more  DFT 2003»
14 years 4 months ago
Buffer and Controller Minimisation for Time-Constrained Testing of System-On-Chip
Test scheduling and Test Access Mechanism (TAM) design are two important tasks in the development of a System-on-Chip (SOC) test solution. Previous test scheduling techniques assu...
Anders Larsson, Erik Larsson, Petru Eles, Zebo Pen...
HICSS
2003
IEEE
162views Biometrics» more  HICSS 2003»
14 years 4 months ago
Decision Support Models for Composing and Navigating through e-Learning Objects
Libraries of learning objects may serve as basis for deriving course offerings that are customized to the needs of different learning communities or even individuals. Several ways...
Gerhard Knolmayer
« Prev « First page 1095 / 1255 Last » Next »