Sciweavers

375 search results - page 38 / 75
» RTL power estimation and optimization
Sort
View
ISCAS
2003
IEEE
168views Hardware» more  ISCAS 2003»
14 years 27 days ago
Hardware-oriented optimization and block-level architecture design for MPEG-4 FGS encoder
MPEG-4 Fine Granularity Scalability (FGS) provides bandwidth adaptation and error resilience features for streaming applications. In this paper. by estimating the required computa...
Chih-Wei Hsu, Yung-Chi Chang, Wei-Min Chao, Liang-...
CASES
2007
ACM
13 years 11 months ago
INTACTE: an interconnect area, delay, and energy estimation tool for microarchitectural explorations
Prior work on modeling interconnects has focused on optimizing the wire and repeater design for trading off energy and delay, and is largely based on low level circuit parameters....
Rahul Nagpal, Arvind Madan, Bharadwaj Amrutur, Y. ...
CODES
2004
IEEE
13 years 11 months ago
Power analysis of system-level on-chip communication architectures
For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumpti...
Kanishka Lahiri, Anand Raghunathan
SDM
2009
SIAM
170views Data Mining» more  SDM 2009»
14 years 4 months ago
Optimal Distance Bounds on Time-Series Data.
Most data mining operations include an integral search component at their core. For example, the performance of similarity search or classification based on Nearest Neighbors is ...
Michail Vlachos, Philip S. Yu, Suleyman S. Kozat
TVLSI
2002
119views more  TVLSI 2002»
13 years 7 months ago
Inductive properties of high-performance power distribution grids
Abstract--The design of high integrity, area efficient power distribution grids has become of practical importance as the portion of on-chip interconnect resources dedicated to pow...
Andrey V. Mezhiba, Eby G. Friedman