Sciweavers

375 search results - page 53 / 75
» RTL power estimation and optimization
Sort
View
ISLPED
1997
ACM
83views Hardware» more  ISLPED 1997»
13 years 11 months ago
A symbolic algorithm for low-power sequential synthesis
We present an algorithm that restructures the state transition graph STG of a sequential circuit so as to reduce power dissipation. The STG is modi ed without changing the behav...
Balakrishna Kumthekar, In-Ho Moon, Fabio Somenzi
NOCS
2007
IEEE
14 years 1 months ago
A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing
Dynamic routing can substantially enhance the quality of service for multiprocessor communication, and can provide intelligent adaptation of faulty links during run time. Implemen...
Terrence S. T. Mak, N. Pete Sedcole, Peter Y. K. C...
DATE
1999
IEEE
162views Hardware» more  DATE 1999»
13 years 12 months ago
MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis
In this paper, we present a system synthesis algorithm, called MOCSYN, which partitions and schedules embedded system specifications to intellectual property cores in an integrate...
Robert P. Dick, Niraj K. Jha
FPGA
2007
ACM
185views FPGA» more  FPGA 2007»
14 years 1 months ago
Power-aware FPGA logic synthesis using binary decision diagrams
Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power...
Kevin Oo Tinmaung, David Howland, Russell Tessier
TIP
2010
107views more  TIP 2010»
13 years 2 months ago
Risk-Distortion Analysis for Video Collusion Attacks: A Mouse-and-Cat Game
Copyright protection is a key issue for video sharing over public networks. To protect the video content from unauthorized redistribution, digital fingerprinting is commonly used. ...
Yan Chen, W. Sabrina Lin, K. J. Ray Liu