Sciweavers

1304 search results - page 135 / 261
» RTOS Modeling for System Level Design
Sort
View
ICC
2007
IEEE
15 years 10 months ago
On the Impact of Ignoring Markovian Channel Memory on the Analysis of Wireless Systems
– Recent wireless measurement studies have revealed the presence of high-order memory in wireless bit-error channels. However, most wireless studies continue to employ the memory...
Syed A. Khayam, Hayder Radha
ISQED
2009
IEEE
187views Hardware» more  ISQED 2009»
15 years 11 months ago
An efficient current-based logic cell model for crosstalk delay analysis
 Electrical Modeling for High Bandwidth IO Link  Chirayu Amin, Chandramouli Kashyap ¬ Intel Corp., Hillsboro, OR  Prateek Bhansali ¬ Univ. of Minnesota, Mi...
Debasish Das, William Scott, Shahin Nazarian, Hai ...
HICSS
2005
IEEE
145views Biometrics» more  HICSS 2005»
15 years 10 months ago
Towards a Reliable and Efficient Distributed Storage System
This paper presents RDSS, a Resource Area Network (RAN)-based Distributed Storage System, which is designed for high scalability, long-term reliability, and operational efficiency...
Xiaodong Li, Chang Liu
ISQED
2002
IEEE
106views Hardware» more  ISQED 2002»
15 years 9 months ago
Trading off Reliability and Power-Consumption in Ultra-low Power Systems
Critical systems like pace-makers, defibrillators, wearable computers and other electronic gadgets have to be designed not only for reliability but also for ultra-low power consu...
Atul Maheshwari, Wayne Burleson, Russell Tessier
DAC
2003
ACM
16 years 5 months ago
Data communication estimation and reduction for reconfigurable systems
Widespread adoption of reconfigurable devices requires system level synthesis techniques to take an application written in a high level language and map it to the reconfigurable d...
Adam Kaplan, Philip Brisk, Ryan Kastner