Sciweavers

551 search results - page 50 / 111
» Realizability of Real-Time Logics
Sort
View
ICCD
1993
IEEE
111views Hardware» more  ICCD 1993»
15 years 10 months ago
Ravel-XL: A Hardware Accelerator for Assigned-Delay Compiled-Code Logic Gate Simulation
Ravel-XL is a single-boardhardware accelerator for gate-level digital logic simulation. It uses a standard levelizedcode approach to statically schedule gate evaluations.However, u...
Michael A. Riepe, João P. Marques Silva, Ka...
DAC
2004
ACM
16 years 6 months ago
A method to decompose multiple-output logic functions
This paper shows a method to decompose a given multipleoutput circuit into two circuits with intermediate outputs. We use a BDD for characteristic function (BDD for CF) to represe...
Tsutomu Sasao, Munehiro Matsuura
PRDC
2007
IEEE
16 years 4 days ago
Generic Fault-Tolerance Mechanisms Using the Concept of Logical Execution Time
Model-based development has become state of the art in software engineering. Unfortunately, the used code generators often focus on the pure application functionality. Features li...
Christian Buckl, Matthias Regensburger, Alois Knol...
AWCC
2004
Springer
15 years 11 months ago
Fuzzy Logic-Based Image Retrieval
This paper imports the fuzzy logic into image retrieval to deal with the vagueness and ambiguity of human judgment of image similarity. Our retrieval system has the following prop...
Xiaoling Wang, Kanglin Xie
FLAIRS
2007
15 years 8 months ago
Prioritized Reasoning in Logic Programming
This work addresses the issue of prioritized reasoning in the context of logic programming. The case of preference conditions involving atoms is considered and a refinement of th...
Luciano Caroprese, Irina Trubitsyna, Ester Zumpano