Sciweavers

444 search results - page 73 / 89
» Reconfigurable Hardware for Power-over-Fiber Applications
Sort
View
FCCM
2000
IEEE
131views VLSI» more  FCCM 2000»
14 years 2 months ago
A Reliable LZ Data Compressor on Reconfigurable Coprocessors
Data compression techniques based on Lempel-Ziv (LZ) algorithm are widely used in a variety of applications, especially in data storage and communications. However, since the LZ a...
Wei-Je Huang, Nirmal R. Saxena, Edward J. McCluske...
EH
1999
IEEE
161views Hardware» more  EH 1999»
14 years 2 months ago
Reconfigurable FPGA's in the 1-20 GHz Band with HBT BiCMOS
-- This paper describes the operation of a field programmable gate array (FPGA), the basics of current mode logic, and examines the idea of creating a SiGe heterojunction bipolar (...
John F. McDonald, Bryan S. Goda
ASPDAC
1998
ACM
86views Hardware» more  ASPDAC 1998»
14 years 2 months ago
Parallelization in Co-Compilation for Configurable Accelerators
— The paper introduces a novel co-compiler and its “vertical” parallelization method, including a general model for co-operating host/accelerator platforms and a new parallel...
Jürgen Becker, Reiner W. Hartenstein, Michael...
SUTC
2008
IEEE
14 years 4 months ago
An Embedded Computing Platform for Robot
As the robotic industry is growing boomingly, the functionalities and system's architecture of robots are more and more complex. The development of robotic application system...
Ching-Han Chen, Sz-Ting Liou
APCCAS
2006
IEEE
373views Hardware» more  APCCAS 2006»
14 years 1 months ago
A New High Precision Low Offset Dynamic Comparator for High Resolution High Speed ADCs
A new low offset dynamic comparator for high resolution high speed analog-to-digital application has been designed. Inputs are reconfigured from the typical differential pair compa...
Vipul Katyal, Randall L. Geiger, Degang Chen