Sciweavers

339 search results - page 53 / 68
» Reducing Memory Ordering Overheads in Software Transactional...
Sort
View
CODES
2005
IEEE
13 years 10 months ago
FIDES: an advanced chip multiprocessor platform for secure next generation mobile terminals
We propose a secure platform on a chip multiprocessor, known as FIDES, in order to enable next generation mobile terminals to execute downloaded native applications for Linux. Its...
Hiroaki Inoue, Akihisa Ikeno, Masaki Kondo, Junji ...
FPGA
2005
ACM
97views FPGA» more  FPGA 2005»
14 years 2 months ago
Techniques for synthesizing binaries to an advanced register/memory structure
Recent works demonstrate several benefits of synthesizing software binaries onto FPGA hardware, including incorporating hardware design into established software tool flows with m...
Greg Stitt, Zhi Guo, Walid A. Najjar, Frank Vahid
ICST
2008
IEEE
14 years 3 months ago
Pre-testing Flash Device Driver through Model Checking Techniques
Flash memory has become virtually indispensable in most mobile devices, such as mobile phones, digital cameras, mp3 players, etc. In order for mobile devices to successfully provi...
Moonzoo Kim, Yunja Choi, Yunho Kim, Hotae Kim
WOSP
2010
ACM
14 years 3 months ago
A page fault equation for dynamic heap sizing
For garbage-collected applications, dynamically-allocated objects are contained in a heap. Programmer productivity improves significantly if there is a garbage collector to autom...
Y. C. Tay, X. R. Zong
VEE
2009
ACM
130views Virtualization» more  VEE 2009»
14 years 1 months ago
Post-copy based live virtual machine migration using adaptive pre-paging and dynamic self-ballooning
We present the design, implementation, and evaluation of post-copy based live migration for virtual machines (VMs) across a Gigabit LAN. Live migration is an indispensable feature...
Michael R. Hines, Kartik Gopalan